What are the Base Voltage rails for GPUs?

From Repair Wiki
Jump to navigation Jump to search

This page explains base voltages on Desktop Graphics Cards. While most cards work in the same principle, some might have different design. This page should be applicable on most consumer GPUs.

12V_BUS and 12V_EXT[edit | edit source]

On most Nvidia GPUs, the 12V_Bus is used to power the first 2 phases for the Vcore and every other minor rail such as 5V, meaning powering on the card without the external 8-pin connectors will put the card in a bootable state which shows a text saying "please power off the computer and connect the external 8-pin connectors". The 12V_Ext is used to feed the rest of the Vcore phases. On most AMD GPUs however, the card will not turn on at all if the 8-pin connector isn't inserted as it is used as a signal to power on some ICs.

PCIe slot pinout (Figure 1)
RX 590 Nitro+ PCB (Figure 2) Courtesy of TechPowerUp


From the Figure 1, you can see the card gets its 12V_Bus from first 3 pins from the front and 2nd and 3rd pin from the back, they're all connected together and usually pass through a 0Ohm resistor that acts as a fuse or in some cards an actual fuse before going through the card (Figure 2).

In case of a short, those fuses are the first to go out to protect the card. Sometimes they can malfunction and either have a high resistance where the 12v drops to a lower voltage or simply blow and become open.

Make sure to check both ends of the fuse for a short to ground before replacing, it's usually rare that they blow up for no reason.

The fuses are usually the 10-15Amp variety.

3.3V_BUS[edit | edit source]

GTX 1080 Ref PCB (Figure 3) Courtesy of TechPowerUp

The 3.3V rail comes only from the PCIe connector, 8th pin from the front, and 9-10th pins from the back. 3.3V is used as the enable voltage for some ICs and as Voltage In for others e.g. the bios chip. The card does not pull a lot of current through this rail so it does not usually come with a fuse or a resistor but sometimes it does as shown in Figure 3.